Thank you to anyone who has already donated - your generous donations helped make three months of treatment possible.
My brother Nate continues to fight stage IV Hodgkin's lymphoma. He's just 31, with a wife and baby girl. They have no active income (since he's been unable to return to work), no insurance, and cannot afford the treatment he needs. Nate and his family need your help. Please consider a donation, every dollar helps. Thanks.
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 |
#include "ata-target.h" #include "storage.h" -#define SECTOR_SIZE (512) +#ifndef ATA_OUT8 +#define ATA_OUT8(reg, data) (reg) = (data) +#endif +#ifndef ATA_OUT16 +#define ATA_OUT16(reg, data) (reg) = (data) +#endif +#ifndef ATA_IN8 +#define ATA_IN8(reg) (reg) +#endif +#ifndef ATA_IN16 +#define ATA_IN16(reg) (reg) +#endif +#define SECTOR_SIZE 512 + +#define STATUS_BSY 0x80 +#define STATUS_RDY 0x40 +#define STATUS_DRQ 0x08 +#define STATUS_ERR 0x01 +#define STATUS_DF 0x20 +#define ERROR_IDNF 0x10 +#define ERROR_ABRT 0x04 +#define WRITE_PATTERN1 0xa5 +#define WRITE_PATTERN2 0x5a +#define WRITE_PATTERN3 0xaa +#define WRITE_PATTERN4 0x55 +#define READ_PATTERN1 0xa5 +#define READ_PATTERN2 0x5a +#define READ_PATTERN3 0xaa +#define READ_PATTERN4 0x55 + #define ATA_FEATURE ATA_ERROR #define ATA_STATUS ATA_COMMAND do { - if (!(ATA_STATUS & STATUS_BSY)) + if (!(ATA_IN8(ATA_STATUS) & STATUS_BSY)) return 1; last_disk_activity = current_tick; yield(); do { - if (ATA_ALT_STATUS & STATUS_RDY) + if (ATA_IN8(ATA_ALT_STATUS) & STATUS_RDY) return 1; last_disk_activity = current_tick; yield(); if (!wait_for_bsy()) return 0; - return (ATA_ALT_STATUS & (STATUS_BSY|STATUS_DRQ)) == STATUS_DRQ; + return (ATA_IN8(ATA_ALT_STATUS) & (STATUS_BSY|STATUS_DRQ)) == STATUS_DRQ; } STATICIRAM ICODE_ATTR int wait_for_end_of_transfer(void) { if (!wait_for_bsy()) return 0; - return (ATA_ALT_STATUS & + return (ATA_IN8(ATA_ALT_STATUS) & (STATUS_BSY|STATUS_RDY|STATUS_DF|STATUS_DRQ|STATUS_ERR)) == STATUS_RDY; } unsigned char* bufend = buf + wordcount*2; do { - tmp = ATA_DATA; -#if defined(ATA_SWAP_WORDS) || defined(ROCKBOX_LITTLE_ENDIAN) - *buf++ = tmp & 0xff; /* I assume big endian */ - *buf++ = tmp >> 8; /* and don't use the SWAB16 macro */ -#else + tmp = ATA_IN16(ATA_DATA); *buf++ = tmp >> 8; *buf++ = tmp & 0xff; -#endif } while (buf < bufend); /* tail loop is faster */ } else unsigned short* wbufend = wbuf + wordcount; do { -#ifdef ATA_SWAP_WORDS - *wbuf = swap16(ATA_DATA); -#else - *wbuf = ATA_DATA; -#endif + *wbuf = ATA_IN16(ATA_DATA); } while (++wbuf < wbufend); /* tail loop is faster */ } } const unsigned char* bufend = buf + wordcount*2; do { -#if defined(ATA_SWAP_WORDS) || defined(ROCKBOX_LITTLE_ENDIAN) - tmp = (unsigned short) *buf++; - tmp |= (unsigned short) *buf++ << 8; - SET_16BITREG(ATA_DATA, tmp); -#else tmp = (unsigned short) *buf++ << 8; tmp |= (unsigned short) *buf++; - SET_16BITREG(ATA_DATA, tmp); -#endif + ATA_OUT16(ATA_DATA, tmp); } while (buf < bufend); /* tail loop is faster */ } else unsigned short* wbufend = wbuf + wordcount; do { -#ifdef ATA_SWAP_WORDS - SET_16BITREG(ATA_DATA, swap16(*wbuf)); -#else - SET_16BITREG(ATA_DATA, *wbuf); -#endif + ATA_OUT16(ATA_DATA, *wbuf); } while (++wbuf < wbufend); /* tail loop is faster */ } } timeout = current_tick + READWRITE_TIMEOUT; - SET_REG(ATA_SELECT, ata_device); + ATA_OUT8(ATA_SELECT, ata_device); if (!wait_for_rdy()) { ret = -3; #ifdef HAVE_LBA48 if (lba48) { - SET_REG(ATA_NSECTOR, count >> 8); - SET_REG(ATA_NSECTOR, count & 0xff); - SET_REG(ATA_SECTOR, (start >> 24) & 0xff); /* 31:24 */ - SET_REG(ATA_SECTOR, start & 0xff); /* 7:0 */ - SET_REG(ATA_LCYL, 0); /* 39:32 */ - SET_REG(ATA_LCYL, (start >> 8) & 0xff); /* 15:8 */ - SET_REG(ATA_HCYL, 0); /* 47:40 */ - SET_REG(ATA_HCYL, (start >> 16) & 0xff); /* 23:16 */ - SET_REG(ATA_SELECT, SELECT_LBA | ata_device); + ATA_OUT8(ATA_NSECTOR, count >> 8); + ATA_OUT8(ATA_NSECTOR, count & 0xff); + ATA_OUT8(ATA_SECTOR, (start >> 24) & 0xff); /* 31:24 */ + ATA_OUT8(ATA_SECTOR, start & 0xff); /* 7:0 */ + ATA_OUT8(ATA_LCYL, 0); /* 39:32 */ + ATA_OUT8(ATA_LCYL, (start >> 8) & 0xff); /* 15:8 */ + ATA_OUT8(ATA_HCYL, 0); /* 47:40 */ + ATA_OUT8(ATA_HCYL, (start >> 16) & 0xff); /* 23:16 */ + ATA_OUT8(ATA_SELECT, SELECT_LBA | ata_device); #ifdef HAVE_ATA_DMA if (write) - SET_REG(ATA_COMMAND, usedma ? CMD_WRITE_DMA_EXT : CMD_WRITE_MULTIPLE_EXT); + ATA_OUT8(ATA_COMMAND, usedma ? CMD_WRITE_DMA_EXT : CMD_WRITE_MULTIPLE_EXT); else - SET_REG(ATA_COMMAND, usedma ? CMD_READ_DMA_EXT : CMD_READ_MULTIPLE_EXT); + ATA_OUT8(ATA_COMMAND, usedma ? CMD_READ_DMA_EXT : CMD_READ_MULTIPLE_EXT); #else - SET_REG(ATA_COMMAND, write ? CMD_WRITE_MULTIPLE_EXT : CMD_READ_MULTIPLE_EXT); + ATA_OUT8(ATA_COMMAND, write ? CMD_WRITE_MULTIPLE_EXT : CMD_READ_MULTIPLE_EXT); #endif } else #endif { - SET_REG(ATA_NSECTOR, count & 0xff); /* 0 means 256 sectors */ - SET_REG(ATA_SECTOR, start & 0xff); - SET_REG(ATA_LCYL, (start >> 8) & 0xff); - SET_REG(ATA_HCYL, (start >> 16) & 0xff); - SET_REG(ATA_SELECT, ((start >> 24) & 0xf) | SELECT_LBA | ata_device); + ATA_OUT8(ATA_NSECTOR, count & 0xff); /* 0 means 256 sectors */ + ATA_OUT8(ATA_SECTOR, start & 0xff); + ATA_OUT8(ATA_LCYL, (start >> 8) & 0xff); + ATA_OUT8(ATA_HCYL, (start >> 16) & 0xff); + ATA_OUT8(ATA_SELECT, ((start >> 24) & 0xf) | SELECT_LBA | ata_device); #ifdef HAVE_ATA_DMA if (write) - SET_REG(ATA_COMMAND, usedma ? CMD_WRITE_DMA : CMD_WRITE_MULTIPLE); + ATA_OUT8(ATA_COMMAND, usedma ? CMD_WRITE_DMA : CMD_WRITE_MULTIPLE); else - SET_REG(ATA_COMMAND, usedma ? CMD_READ_DMA : CMD_READ_MULTIPLE); + ATA_OUT8(ATA_COMMAND, usedma ? CMD_READ_DMA : CMD_READ_MULTIPLE); #else - SET_REG(ATA_COMMAND, write ? CMD_WRITE_MULTIPLE : CMD_READ_MULTIPLE); + ATA_OUT8(ATA_COMMAND, write ? CMD_WRITE_MULTIPLE : CMD_READ_MULTIPLE); #endif } } /* read the status register exactly once per loop */ - status = ATA_STATUS; - error = ATA_ERROR; + status = ATA_IN8(ATA_STATUS); + error = ATA_IN8(ATA_ERROR); - if (count >= multisectors ) + if (count >= multisectors) sectors = multisectors; else sectors = count; if(!ret && !wait_for_end_of_transfer()) { int error; - error = ATA_ERROR; + error = ATA_IN8(ATA_ERROR); perform_soft_reset(); ret = -4; /* no point retrying IDNF, sector no. was invalid */ static int check_registers(void) { int i; - if ( ATA_STATUS & STATUS_BSY ) + if (ATA_IN8(ATA_STATUS) & STATUS_BSY) return -1; for (i = 0; i<64; i++) { - SET_REG(ATA_NSECTOR, WRITE_PATTERN1); - SET_REG(ATA_SECTOR, WRITE_PATTERN2); - SET_REG(ATA_LCYL, WRITE_PATTERN3); - SET_REG(ATA_HCYL, WRITE_PATTERN4); + ATA_OUT8(ATA_NSECTOR, WRITE_PATTERN1); + ATA_OUT8(ATA_SECTOR, WRITE_PATTERN2); + ATA_OUT8(ATA_LCYL, WRITE_PATTERN3); + ATA_OUT8(ATA_HCYL, WRITE_PATTERN4); - if (((ATA_NSECTOR & READ_PATTERN1_MASK) == READ_PATTERN1) && - ((ATA_SECTOR & READ_PATTERN2_MASK) == READ_PATTERN2) && - ((ATA_LCYL & READ_PATTERN3_MASK) == READ_PATTERN3) && - ((ATA_HCYL & READ_PATTERN4_MASK) == READ_PATTERN4)) + if ((ATA_IN8(ATA_NSECTOR) == READ_PATTERN1) && + (ATA_IN8(ATA_SECTOR) == READ_PATTERN2) && + (ATA_IN8(ATA_LCYL) == READ_PATTERN3) && + (ATA_IN8(ATA_HCYL) == READ_PATTERN4)) return 0; } return -2; /* does the disk support Security Mode feature set? */ if (identify_info[82] & 2) { - SET_REG(ATA_SELECT, ata_device); + ATA_OUT8(ATA_SELECT, ata_device); if (!wait_for_rdy()) return -1; - SET_REG(ATA_COMMAND, CMD_SECURITY_FREEZE_LOCK); + ATA_OUT8(ATA_COMMAND, CMD_SECURITY_FREEZE_LOCK); if (!wait_for_rdy()) return -2; return 0; } - SET_REG(ATA_SELECT, ata_device); + ATA_OUT8(ATA_SELECT, ata_device); if(!wait_for_rdy()) { DEBUGF("ata_perform_sleep() - not RDY\n"); return -1; } - SET_REG(ATA_COMMAND, CMD_SLEEP); + ATA_OUT8(ATA_COMMAND, CMD_SLEEP); if (!wait_for_rdy()) { ata_reset(); /* state HRR2 */ - SET_REG(ATA_SELECT, ata_device); /* select the right device */ + ATA_OUT8(ATA_SELECT, ata_device); /* select the right device */ ret = wait_for_bsy(); /* Massage the return code so it is 0 on success and -1 on failure */ int ret; int retry_count; - SET_REG(ATA_SELECT, SELECT_LBA | ata_device ); - SET_REG(ATA_CONTROL, CONTROL_nIEN|CONTROL_SRST ); + ATA_OUT8(ATA_SELECT, SELECT_LBA | ata_device ); + ATA_OUT8(ATA_CONTROL, CONTROL_nIEN|CONTROL_SRST ); sleep(1); /* >= 5us */ #ifdef HAVE_ATA_DMA /* DMA requires INTRQ be enabled */ - SET_REG(ATA_CONTROL, 0); + ATA_OUT8(ATA_CONTROL, 0); #else - SET_REG(ATA_CONTROL, CONTROL_nIEN); + ATA_OUT8(ATA_CONTROL, CONTROL_nIEN); #endif sleep(1); /* >2ms */ static int master_slave_detect(void) { /* master? */ - SET_REG(ATA_SELECT, 0); - if ( ATA_STATUS & (STATUS_RDY|STATUS_BSY) ) { + ATA_OUT8(ATA_SELECT, 0); + if (ATA_IN8(ATA_STATUS) & (STATUS_RDY|STATUS_BSY)) { ata_device = 0; DEBUGF("Found master harddisk\n"); } else { /* slave? */ - SET_REG(ATA_SELECT, SELECT_DEVICE1); - if ( ATA_STATUS & (STATUS_RDY|STATUS_BSY) ) { + ATA_OUT8(ATA_SELECT, SELECT_DEVICE1); + if (ATA_IN8(ATA_STATUS) & (STATUS_RDY|STATUS_BSY)) { ata_device = SELECT_DEVICE1; DEBUGF("Found slave harddisk\n"); } { int i; - SET_REG(ATA_SELECT, ata_device); + ATA_OUT8(ATA_SELECT, ata_device); if(!wait_for_rdy()) { DEBUGF("identify() - not RDY\n"); return -1; } - SET_REG(ATA_COMMAND, CMD_IDENTIFY); + ATA_OUT8(ATA_COMMAND, CMD_IDENTIFY); if (!wait_for_start_of_transfer()) { for (i=0; i<SECTOR_SIZE/2; i++) { /* the IDENTIFY words are already swapped, so we need to treat this info differently that normal sector data */ -#if defined(ROCKBOX_BIG_ENDIAN) && !defined(ATA_SWAP_WORDS) - identify_info[i] = swap16(ATA_DATA); -#else - identify_info[i] = ATA_DATA; -#endif + identify_info[i] = swap16(ATA_IN16(ATA_DATA)); } return 0; static int set_multiple_mode(int sectors) { - SET_REG(ATA_SELECT, ata_device); + ATA_OUT8(ATA_SELECT, ata_device); if(!wait_for_rdy()) { DEBUGF("set_multiple_mode() - not RDY\n"); return -1; } - SET_REG(ATA_NSECTOR, sectors); - SET_REG(ATA_COMMAND, CMD_SET_MULTIPLE_MODE); + ATA_OUT8(ATA_NSECTOR, sectors); + ATA_OUT8(ATA_COMMAND, CMD_SET_MULTIPLE_MODE); if (!wait_for_rdy()) { features[4].parameter = dma_mode; #endif /* HAVE_ATA_DMA */ - SET_REG(ATA_SELECT, ata_device); + ATA_OUT8(ATA_SELECT, ata_device); if (!wait_for_rdy()) { DEBUGF("set_features() - not RDY\n"); for (i=0; i < (int)(sizeof(features)/sizeof(features[0])); i++) { if (identify_info[features[i].id_word] & BIT_N(features[i].id_bit)) { - SET_REG(ATA_FEATURE, features[i].subcommand); - SET_REG(ATA_NSECTOR, features[i].parameter); - SET_REG(ATA_COMMAND, CMD_SET_FEATURES); + ATA_OUT8(ATA_FEATURE, features[i].subcommand); + ATA_OUT8(ATA_NSECTOR, features[i].parameter); + ATA_OUT8(ATA_COMMAND, CMD_SET_FEATURES); if (!wait_for_rdy()) { DEBUGF("set_features() - CMD failed\n"); return -10 - i; } - if((ATA_ALT_STATUS & STATUS_ERR) && (i != 1)) { + if((ATA_IN8(ATA_ALT_STATUS) & STATUS_ERR) && (i != 1)) { /* some CF cards don't like advanced powermanagement even if they mark it as supported - go figure... */ - if(ATA_ERROR & ERROR_ABRT) { + if(ATA_IN8(ATA_ERROR) & ERROR_ABRT) { return -20 - i; } } #ifdef HAVE_ATA_DMA /* DMA requires INTRQ be enabled */ - SET_REG(ATA_CONTROL, 0); + ATA_OUT8(ATA_CONTROL, 0); #endif /* first try, hard reset at cold start only */ #define ATA_CONTROL (*((volatile unsigned char*)(ATA_IOBASE + 0x340))) #define ATA_COMMAND (*((volatile unsigned char*)(ATA_IOBASE + 0x380))) -#define STATUS_BSY 0x80 -#define STATUS_RDY 0x40 -#define STATUS_DF 0x20 -#define STATUS_DRQ 0x08 -#define STATUS_ERR 0x01 -#define ERROR_ABRT 0x04 -#define ERROR_IDNF 0x10 - -#define WRITE_PATTERN1 0xa5 -#define WRITE_PATTERN2 0x5a -#define WRITE_PATTERN3 0xaa -#define WRITE_PATTERN4 0x55 - -#define READ_PATTERN1 0xa5 -#define READ_PATTERN2 0x5a -#define READ_PATTERN3 0xaa -#define READ_PATTERN4 0x55 - -#define READ_PATTERN1_MASK 0xff -#define READ_PATTERN2_MASK 0xff -#define READ_PATTERN3_MASK 0xff -#define READ_PATTERN4_MASK 0xff - -#define SET_REG(reg,val) reg = (val) -#define SET_16BITREG(reg,val) reg = (val) - void ata_reset(void); void ata_enable(bool on); bool ata_is_coldstart(void); #define ATA_COMMAND (*((volatile unsigned char*)(IDE_BASE + 0x1fc))) #define ATA_CONTROL (*((volatile unsigned char*)(IDE_BASE + 0x3f8))) -#define STATUS_BSY 0x80 -#define STATUS_RDY 0x40 -#define STATUS_DF 0x20 -#define STATUS_DRQ 0x08 -#define STATUS_ERR 0x01 -#define ERROR_ABRT 0x04 -#define ERROR_IDNF 0x10 - -#define WRITE_PATTERN1 0xa5 -#define WRITE_PATTERN2 0x5a -#define WRITE_PATTERN3 0xaa -#define WRITE_PATTERN4 0x55 - -#define READ_PATTERN1 0xa5 -#define READ_PATTERN2 0x5a -#define READ_PATTERN3 0xaa -#define READ_PATTERN4 0x55 - -#define READ_PATTERN1_MASK 0xff -#define READ_PATTERN2_MASK 0xff -#define READ_PATTERN3_MASK 0xff -#define READ_PATTERN4_MASK 0xff - #if (CONFIG_CPU == PP5002) -#define SET_REG(reg,val) do { reg = (val); \ +#define ATA_OUT8(reg,val) do { reg = (val); \ while (!(IDE_CFG_STATUS & 0x40)); \ - } while (0) -#define SET_16BITREG(reg,val) reg = (val) + } while (0) /* Plain C reading and writing. See comment in ata-as-arm.S */ #elif defined CPU_PP502x -#define SET_REG(reg,val) reg = (val) -#define SET_16BITREG(reg,val) reg = (val) - /* asm optimized reading and writing */ #define ATA_OPTIMIZED_READING #define ATA_OPTIMIZED_WRITING #define ATA_COMMAND ATA_DRIVE_COMMAND #define ATA_CONTROL ATA_DRIVE_CONTROL -#define STATUS_BSY 0x80 -#define STATUS_RDY 0x40 -#define STATUS_DF 0x20 -#define STATUS_DRQ 0x08 -#define STATUS_ERR 0x01 -#define ERROR_ABRT 0x04 -#define ERROR_IDNF 0x10 - -#define WRITE_PATTERN1 0xa5 -#define WRITE_PATTERN2 0x5a -#define WRITE_PATTERN3 0xaa -#define WRITE_PATTERN4 0x55 - -#define READ_PATTERN1 0xa5 -#define READ_PATTERN2 0x5a -#define READ_PATTERN3 0xaa -#define READ_PATTERN4 0x55 - -#define READ_PATTERN1_MASK 0xff -#define READ_PATTERN2_MASK 0xff -#define READ_PATTERN3_MASK 0xff -#define READ_PATTERN4_MASK 0xff - -#define SET_REG(reg,val) reg = (val) -#define SET_16BITREG(reg,val) reg = (val) - void ata_reset(void); void ata_device_init(void); bool ata_is_coldstart(void); #define ATA_COMMAND (*((volatile unsigned char*)(ATA_IOBASE + 0x0E))) #define ATA_CONTROL (*((volatile unsigned char*)(0x20000000 + 0x1C))) -#define STATUS_BSY 0x80 -#define STATUS_RDY 0x40 -#define STATUS_DF 0x20 -#define STATUS_DRQ 0x08 -#define STATUS_ERR 0x01 -#define ERROR_ABRT 0x04 -#define ERROR_IDNF 0x10 - -#define WRITE_PATTERN1 0xa5 -#define WRITE_PATTERN2 0x5a -#define WRITE_PATTERN3 0xaa -#define WRITE_PATTERN4 0x55 - -#define READ_PATTERN1 0xa5 -#define READ_PATTERN2 0x5a -#define READ_PATTERN3 0xaa -#define READ_PATTERN4 0x55 - -#define READ_PATTERN1_MASK 0xff -#define READ_PATTERN2_MASK 0xff -#define READ_PATTERN3_MASK 0xff -#define READ_PATTERN4_MASK 0xff - -#define SET_REG(reg,val) reg = (val) -#define SET_16BITREG(reg,val) reg = (val) - void ata_reset(void); void ata_device_init(void); bool ata_is_coldstart(void); #define ATA_COMMAND (*((volatile unsigned char*)(ATA_IOBASE+0xE))) #define ATA_CONTROL (*((volatile unsigned char*)(ATA_IOBASE+0x800C))) -#define STATUS_BSY 0x80 -#define STATUS_RDY 0x40 -#define STATUS_DF 0x20 -#define STATUS_DRQ 0x08 -#define STATUS_ERR 0x01 -#define ERROR_ABRT 0x04 -#define ERROR_IDNF 0x10 - -#define WRITE_PATTERN1 0xa5 -#define WRITE_PATTERN2 0x5a -#define WRITE_PATTERN3 0xaa -#define WRITE_PATTERN4 0x55 - -#define READ_PATTERN1 0xa5 -#define READ_PATTERN2 0x5a -#define READ_PATTERN3 0xaa -#define READ_PATTERN4 0x55 - -#define READ_PATTERN1_MASK 0xff -#define READ_PATTERN2_MASK 0xff -#define READ_PATTERN3_MASK 0xff -#define READ_PATTERN4_MASK 0xff - -#define SET_REG(reg,val) reg = (val) -#define SET_16BITREG(reg,val) reg = (val) - void ata_reset(void); void ata_device_init(void); bool ata_is_coldstart(void); while((unsigned long)buf & 0x1F) { unsigned short tmp; - tmp = ATA_DATA; + tmp = ATA_IN16(ATA_DATA); *buf++ = tmp & 0xFF; *buf++ = tmp >> 8; shortcount--; if(shortcount % 2) { unsigned short tmp; - tmp = ATA_DATA; + tmp = ATA_IN16(ATA_DATA); *buf++ = tmp & 0xFF; *buf++ = tmp >> 8; } unsigned short tmp; tmp = (unsigned short) *buf++; tmp |= (unsigned short) *buf++ << 8; - SET_16BITREG(ATA_DATA, tmp); + ATA_OUT16(ATA_DATA, tmp); wordcount--; } #define ATA_COMMAND (*((volatile unsigned char*)(REGISTER_OFFSET + (0x07 << IDE_SHIFT)))) #define ATA_CONTROL (*((volatile unsigned char*)(CONTROL_OFFSET + (0x06 << IDE_SHIFT)))) -#define STATUS_BSY 0x80 -#define STATUS_RDY 0x40 -#define STATUS_DF 0x20 -#define STATUS_DRQ 0x08 -#define STATUS_ERR 0x01 -#define ERROR_ABRT 0x04 -#define ERROR_IDNF 0x10 - -#define WRITE_PATTERN1 0xa5 -#define WRITE_PATTERN2 0x5a -#define WRITE_PATTERN3 0xaa -#define WRITE_PATTERN4 0x55 - -#define READ_PATTERN1 0xa5 -#define READ_PATTERN2 0x5a -#define READ_PATTERN3 0xaa -#define READ_PATTERN4 0x55 - -#define READ_PATTERN1_MASK 0xff -#define READ_PATTERN2_MASK 0xff -#define READ_PATTERN3_MASK 0xff -#define READ_PATTERN4_MASK 0xff - -#define SET_REG(reg,val) reg = (val) -#define SET_16BITREG(reg,val) reg = (val) - void ata_reset(void); void ata_device_init(void); bool ata_is_coldstart(void); #define ATA_SELECT (*((volatile unsigned short*)(ATA_IOBASE + 0x2c))) #define ATA_COMMAND (*((volatile unsigned short*)(ATA_IOBASE + 0x2e))) -#define STATUS_BSY 0x8000 -#define STATUS_RDY 0x4000 -#define STATUS_DF 0x2000 -#define STATUS_DRQ 0x0800 -#define STATUS_ERR 0x0100 +#define ATA_OUT8(reg,val) reg = ((val) << 8) +#define ATA_OUT16(reg,val) reg = swap16(val) +#define ATA_IN8(reg) ((reg) >> 8) +#define ATA_IN16(reg) (swap16(reg)) -#define ERROR_ABRT 0x0400 -#define ERROR_IDNF 0x1000 - -#define WRITE_PATTERN1 0xa5 -#define WRITE_PATTERN2 0x5a -#define WRITE_PATTERN3 0xaa -#define WRITE_PATTERN4 0x55 - -#define READ_PATTERN1 0xa500 -#define READ_PATTERN2 0x5a00 -#define READ_PATTERN3 0xaa00 -#define READ_PATTERN4 0x5500 - -#define READ_PATTERN1_MASK 0xff00 -#define READ_PATTERN2_MASK 0xff00 -#define READ_PATTERN3_MASK 0xff00 -#define READ_PATTERN4_MASK 0xff00 - -#define SET_REG(reg,val) reg = ((val) << 8) -#define SET_16BITREG(reg,val) reg = (val) - void ata_reset(void); void ata_enable(bool on); void ata_device_init(void); #define ATA_SELECT (*((volatile unsigned short*)(ATA_IOBASE + 0x2c))) #define ATA_COMMAND (*((volatile unsigned short*)(ATA_IOBASE + 0x2e))) - -#define STATUS_BSY 0x80 -#define STATUS_RDY 0x40 -#define STATUS_DF 0x20 -#define STATUS_DRQ 0x08 -#define STATUS_ERR 0x01 - -#define ERROR_ABRT 0x04 -#define ERROR_IDNF 0x10 - -#define WRITE_PATTERN1 0xa5 -#define WRITE_PATTERN2 0x5a -#define WRITE_PATTERN3 0xaa -#define WRITE_PATTERN4 0x55 - -#define READ_PATTERN1 0xa5 -#define READ_PATTERN2 0x5a -#define READ_PATTERN3 0xaa -#define READ_PATTERN4 0x55 - -#define READ_PATTERN1_MASK 0xff -#define READ_PATTERN2_MASK 0xff -#define READ_PATTERN3_MASK 0xff -#define READ_PATTERN4_MASK 0xff - -#define SET_REG(reg,val) reg = (val) -#define SET_16BITREG(reg,val) reg = (val) - void ata_reset(void); void ata_enable(bool on); void ata_device_init(void); #define ATA_SELECT (*((volatile unsigned char*)ATA_IOBASE + 6)) #define ATA_COMMAND (*((volatile unsigned char*)ATA_IOBASE + 7)) -#define STATUS_BSY 0x80 -#define STATUS_RDY 0x40 -#define STATUS_DF 0x20 -#define STATUS_DRQ 0x08 -#define STATUS_ERR 0x01 - -#define ERROR_ABRT 0x04 -#define ERROR_IDNF 0x10 - -#define WRITE_PATTERN1 0xa5 -#define WRITE_PATTERN2 0x5a -#define WRITE_PATTERN3 0xaa -#define WRITE_PATTERN4 0x55 - -#define READ_PATTERN1 0xa5 -#define READ_PATTERN2 0x5a -#define READ_PATTERN3 0xaa -#define READ_PATTERN4 0x55 - -#define READ_PATTERN1_MASK 0xff -#define READ_PATTERN2_MASK 0xff -#define READ_PATTERN3_MASK 0xff -#define READ_PATTERN4_MASK 0xff - -#define SET_REG(reg,val) reg = (val) -#define SET_16BITREG(reg,val) reg = (val) - extern volatile unsigned char* ata_control; void ata_reset(void); |
