1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29

diff --git a/firmware/target/arm/as3525/clock-target.h b/firmware/target/arm/as3525/clock-target.h
index 7c388ad..8b9dc092 100644
--- a/firmware/target/arm/as3525/clock-target.h
+++ b/firmware/target/arm/as3525/clock-target.h
@@ -98,11 +98,11 @@
 /* AS3525v1 */

 /* PLL  frequencies and settings*/
-#define AS3525_PLLA_FREQ        248000000   /*124,82.7,62,49.6,41.3,35.4 */
+#define AS3525_PLLA_FREQ        128000000   /*124,82.7,62,49.6,41.3,35.4 */
        /* FCLK_PREDIV->  *7/8 = 217MHz      108.5 ,72.3, 54.25, 43.4, 36.17 */
                       /* *6/8 = 186MHz      93, 62, 46.5, 37.2 */
                       /* *5/8 = 155MHz      77.5, 51.67, 38.75 */
-#define AS3525_PLLA_SETTING     0x261F
+#define AS3525_PLLA_SETTING     0x4310

 /* PLLB frequencies and settings (audio and USB) */
 #define AS3525_PLLB_FREQ        384000000   /* allows 44.1kHz with 0.04% error*/
@@ -117,8 +117,8 @@
 #define AS3525_FCLK_PREDIV    0 /* div = (8-n)/8 Enter manually & postdiv will be calculated*/
                                 /* 0 gives you the PLLA 1st line choices, 1 the 2nd line etc. */

-#define AS3525_FCLK_FREQ      248000000            /* Boosted FCLK frequency  */
-#define AS3525_DRAM_FREQ       62000000            /* Initial DRAM frequency  */
+#define AS3525_FCLK_FREQ      128000000            /* Boosted FCLK frequency  */
+#define AS3525_DRAM_FREQ       32000000            /* Initial DRAM frequency  */
 /* AS3525_PCLK_FREQ != AS3525_DRAM_FREQ/1 will boot to white lcd screen */

 #endif  /* CONFIG_CPU == AS3525v2 */